1. Introduction {#sec1-sensors-20-02573}
===============

Low-cost and low-power consumption thermal infrared (IR) focal plane arrays (FPAs) are increasingly important for many applications \[[@B1-sensors-20-02573],[@B2-sensors-20-02573],[@B3-sensors-20-02573],[@B4-sensors-20-02573]\]. These consist of two-dimensional arrays of imaging pixels (typically bolometers \[[@B5-sensors-20-02573]\], thermopiles \[[@B6-sensors-20-02573]\] or pyroelectric detectors \[[@B7-sensors-20-02573]\]), found within the Internet of Things (IoT) environment \[[@B8-sensors-20-02573]\], and/or consumer electronics \[[@B9-sensors-20-02573]\] applications, including, e.g., activity recognition for care services \[[@B10-sensors-20-02573]\] and presence detection for security \[[@B11-sensors-20-02573]\]; applications which require high volume device manufacturability and battery powered operation \[[@B9-sensors-20-02573]\]. Currently, bolometers \[[@B1-sensors-20-02573],[@B5-sensors-20-02573],[@B12-sensors-20-02573]\] and thermopiles \[[@B5-sensors-20-02573],[@B6-sensors-20-02573],[@B13-sensors-20-02573],[@B14-sensors-20-02573],[@B15-sensors-20-02573]\] dominate the low-cost IR-FPA market \[[@B4-sensors-20-02573]\]. Bolometers detect temperature induced changes in resistance (*R*), created when the detector element is heated by incident IR radiation. A voltage signal ($V_{B}$) is obtained by providing a suitable biasing current to the detector element \[[@B16-sensors-20-02573]\]. Compared to bolometers, which often require specialist fabrication and packaging \[[@B1-sensors-20-02573],[@B12-sensors-20-02573]\], IR-FPAs based on thermopiles are easier to manufacture using standard low-cost Complementary Metal--Oxide--Semiconductor (CMOS) fabrication processes \[[@B13-sensors-20-02573],[@B14-sensors-20-02573]\]. In addition, they detect temperature induced changes in electromotive force (i.e., the thermoelectric voltage ($V_{T}$) generated due to the Seebeck effect \[[@B17-sensors-20-02573]\]), and thus do not require a biasing current, thereby simplifying the interface circuitry \[[@B13-sensors-20-02573],[@B14-sensors-20-02573]\].

Thermopiles are typically made of a series of thermocouples \[[@B18-sensors-20-02573]\], each comprising two conductors (e.g., p${}^{+}$/n${}^{+}$ doped polysilicon \[[@B14-sensors-20-02573],[@B19-sensors-20-02573],[@B20-sensors-20-02573]\], or silicon \[[@B13-sensors-20-02573],[@B20-sensors-20-02573]\]) with dissimilar Seebeck coefficients (typically ∼300 $\mu$V/K \[[@B20-sensors-20-02573]\]), where one "hot junction" can be heated while the opposite "cold junction" is thermally bonded to a heat-sinking substrate \[[@B21-sensors-20-02573]\]. The thermocouple generates a voltage $V_{T} = \alpha\Delta T$ \[[@B18-sensors-20-02573]\] when a temperature gradient $\Delta T$ is present across its junctions, where $\alpha$ is the Seebeck coefficient (a measure of the material's efficiency to thermally generate a voltage \[[@B17-sensors-20-02573]\]). Thermopile-based FPAs are composed of an array of thermopile-based pixels located at the focal plane of a lens \[[@B4-sensors-20-02573]\], and produce a thermal image by detecting $\Delta T$s between pixel elements. The hot junctions of each pixel's thermocouples are typically thermally isolated by a thin dielectric membrane \[[@B21-sensors-20-02573],[@B22-sensors-20-02573]\]. A voltage $V_{T} = N\alpha\Delta T$ (proportional to the number of thermocouples *N*), is generated when the membrane is IR irradiated \[[@B18-sensors-20-02573]\]. We recently demonstrated a low-cost (\<1\$) and low-power-consumption (∼mW) CMOS-based thermopile FPA fabricated on a single dielectric membrane, employing standard CMOS tungsten (W) metallization layers for heat-sinking of the thermopile cold junctions, and exemplified its potential by applying it to gesture recognition and people-counting \[[@B13-sensors-20-02573]\].

An important figure of merit of a FPA is the pixel-to-pixel crosstalk (*C*) (i.e., the unwanted transfer of signals between pixels \[[@B23-sensors-20-02573]\]), which can affect the spatial resolution of the detector and thus complicate the reconstruction of the desired image \[[@B24-sensors-20-02573]\]. For a thermopile array, *C* is defined as the ratio between the $V_{T}$ signal generated by an optically irradiated pixel ($V_{T1}$) and that of an adjacent non-irradiated pixel ($V_{T2}$), i.e., $C = V_{T2}/V_{T1}$ \[[@B6-sensors-20-02573]\]. In thermal FPAs, *C* is dependent on inter-pixel heat diffusion \[[@B6-sensors-20-02573]\], and is typically measured by optically irradiating (e.g., by a laser source \[[@B6-sensors-20-02573]\]) a pixel and comparing its $V_{T}$ signal to that of adjacent pixels \[[@B6-sensors-20-02573],[@B19-sensors-20-02573]\]. However, imperfections in the laser focusing can lead to optical leakage from the laser spot, which can be challenging to control and/or quantify \[[@B6-sensors-20-02573],[@B19-sensors-20-02573]\]. A different approach for *C*-measurement is to use an on-chip heater for thermal excitation \[[@B6-sensors-20-02573]\]. However, this additional structure increases the fabrication complexity and may compromise the thermal performance of the device.

Here we introduce a novel approach for measuring the crosstalk of a thermopile-based FPA without using a laser source, or an on-chip heater. Our approach uses bi-directional electrical biasing of the thermopile elements themselves to obtain the thermoelectric voltages needed for crosstalk calculations. Moreover, we propose a numerical model to simulate the crosstalk of a single membrane thermopile array design, which we use to better understand the crosstalk formation of these devices.

2. Device Fabrication {#sec2-sensors-20-02573}
=====================

The thermopile detector array is fabricated on a single membrane using a commercial 1 $\mu$m silicon on insulator (SOI)-CMOS process on 6 inch Si wafers. The pixels are formed by highly doped $p^{+}$ and $n^{+}$ single-crystal Si layers formed within the SOI layer. The interconnection between the $p^{+}$ and $n^{+}$ elements, and the heatsinking tracks between the pixels are formed by three W interconnect layers, with 20 $\mu$m track widths, and ∼1 $\mu$m total thickness. W is an interconnect metal which can be employed in standard high-temperature CMOS processes \[[@B25-sensors-20-02573]\] and it is implemented for heatsinking due to its much higher thermal conductivity (∼80 W/mK) when compared to that of silicon dioxide (SiO${}_{2}$, ∼0.8 W/mK) which forms the membrane of our device. [Figure 1](#sensors-20-02573-f001){ref-type="fig"}a shows the optical image of our device, with the inset showing the zoomed-in structure of a single pixel. The SiO${}_{2}$ membrane is ∼5 $\mu$m thick and has an area of 1200 $\mu$m × 1200 $\mu$m (150 $\mu$m × 150 $\mu$m for a single pixel), see [Figure 1](#sensors-20-02573-f001){ref-type="fig"}b. The layers are grown on a 380 $\mu$m thick Si substrate, back-etched using deep reactive ion etching (DRIE) to form the membrane, with the first SiO${}_{2}$ layer acting as an etch stop. A device, with array sizes of $8 \times 8$ pixels, is fabricated as a proof-of-concept. Each pixel consists of a thermopile with 52 thermocouple pairs. The thermopiles have their cold junctions placed adjacent to the surrounding heatsinking tracks, formed by the three W layers.

3. Experimental Results {#sec3-sensors-20-02573}
=======================

To evaluate the crosstalk, we use a bi-directional electrical biasing approach to obtain the voltage $V_{T}$ generated by a thermopile (pixel) under thermal stress, as shown in [Figure 2](#sensors-20-02573-f002){ref-type="fig"}. The pixel is thermally stressed by Joule heating \[[@B26-sensors-20-02573]\], i.e., by applying a range of biasing currents (from $I \sim$ 10 $\mu$A to 200 $\mu$A in our case) to the thermopile elements, resulting in a heat load ($RI^{2}$) proportional to the track resistance (*R*). This gives rise to a $\Delta T$ across its thermocouple's junctions and thus a $V_{T}$. To extract $V_{T}$, we apply a current in both negative and positive directions, as shown in [Figure 2](#sensors-20-02573-f002){ref-type="fig"}. When the $p^{+}$ and $n^{+}$ Si elements of the pixel are *I*-biased, the total generated voltage will then contain an ohmic drop ($V = IR$) contribution, caused by the thermocouple track's *R*, added to $V_{T}$. The measured respective voltages, for the applied positive ($I^{+}$) and negative ($I^{-}$) electrical currents, will therefore be $V^{+} = I^{+}R + V_{T}$ (step 1) and $V^{-} = I^{-}R + V_{T}$ (step 2), as shown in [Figure 2](#sensors-20-02573-f002){ref-type="fig"}. When added, the voltage due to the electrical resistance (created by the opposing current flows) cancels out, resulting in $V_{T} = \left( V^{+} + V^{-} \right)/2$ (step 3). The $V_{T}$ generated by an adjacent pixel is then directly measured and finally the crosstalk is calculated as the ratio between the two. Three chips were tested to check consistency, with the results presented in [Table 1](#sensors-20-02573-t001){ref-type="table"} (measurements with current source), showing ∼2.69% crosstalk. These values are comparable to current state-of-the-art thermopile FPAs \[[@B6-sensors-20-02573],[@B13-sensors-20-02573],[@B14-sensors-20-02573]\], with our novel method being significantly simpler to apply. A comparison with the simulation results, also shown in [Table 1](#sensors-20-02573-t001){ref-type="table"}, is discussed in the next section.

4. Numerical Simulations {#sec4-sensors-20-02573}
========================

To better understand the thermal behaviour of our device, we perform numerical simulations based on a finite elements method (FEM) model. For a comprehensive depiction of the thermopile's behaviour, we use the heat transfer module, and the electric current module of the commercial software package COMSOL Multiphysics \[[@B27-sensors-20-02573]\]. We reduce the complexity of our model by making the following two simplifications (a comparison between the structure of the real chip and that of our model is shown in [Figure 3](#sensors-20-02573-f003){ref-type="fig"}): we remove the metal pin pads around the membrane ([Figure 3](#sensors-20-02573-f003){ref-type="fig"}a,b), considering their negligible effect on both the electrical and thermal behaviour of the chip \[[@B20-sensors-20-02573]\]; and, we simulate only 9 pixels at the centre of the membrane, and the metal tracks surrounding them ([Figure 3](#sensors-20-02573-f003){ref-type="fig"}b), considering the device contains 64 identical thermopiles (thus reducing the computation time). The 3-dimensional (3D) view of our model ([Figure 3](#sensors-20-02573-f003){ref-type="fig"}c), shows an air cube placed on top of the chip to account for heat losses in the air.

We compare the simulation and experimental results in [Figure 4](#sensors-20-02573-f004){ref-type="fig"}, showing good agreement for $V_{T}$ generated by a pixel as a function of input power. The corresponding crosstalks are 2.7% and 2.69% respectively for the simulations and experiments. We also compare the simulated temperature distribution ($\Delta T$) across the heated pixel, to that measured using an IR thermal microscope, both obtained with a heating $I \sim$ 200 $\mu$A ([Figure 5](#sensors-20-02573-f005){ref-type="fig"}). The respective 26 ${}^{\circ}$C (simulations) and 25.5 ${}^{\circ}$C (experiment) $\Delta T$s show good agreement. It is expected that *T*-induced changes in the thermal properties of the materials, which would cause any distortion \[[@B16-sensors-20-02573]\], will be limited here as *T* changes due to electrical heating are limited.

We then consider the effect of a uniform heat source across the pixel, as shown in [Figure 6](#sensors-20-02573-f006){ref-type="fig"}. We thus replace the current biasing with a boundary heat source, across the pixel, to define a constant power dissipation per unit area (a scenario mimicking a laser source illuminating a single pixel). In this case, the pixel is solely heated by the uniform boundary heat source (no current being applied); with the heating power being equivalent to that for the Joule heating scenario. [Table 1](#sensors-20-02573-t001){ref-type="table"} shows a comparison of simulated crosstalk values obtained for both heating approaches. The pixel's responsivity, defined as the change in voltage response due to incident optical power \[[@B16-sensors-20-02573]\], is also included.

The crosstalk simulated with the uniform heat source (3.02%) is slightly higher than that simulated with Joule heating (2.7%), while the responsivity shows an opposite trend, i.e., 13% lower. This is expected, as a non-uniform heat distribution across the pixel enhances $\Delta T$, while inter-pixel heat diffusion is limited by the localised thermopile tracks.

5. Conclusions {#sec5-sensors-20-02573}
==============

In conclusion, we report a bi-directional electrical biasing method for crosstalk measurements of a thermopile-based IR detector array fabricated on a single dielectric membrane. The use of the thermopile itself as a heater, significantly simplifies the experimental setup, compared to the use of a laser source. We propose a theoretical model to further investigate crosstalk effects in these devices, which shows good agreement with the experimental results. Our results open new perspectives for these novel thermal devices.
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![(**a**) Optical image of the thermopile array with a magnified image (colour-shifted) of an individual pixel. Chip size = 1.76 mm × 1.76 mm. (**b**) Cross-sectional view of the numerical model (not to scale) showing the single-crystal Si $p^{+}$/$n^{+}$ elements and tungsten (W) layers of the thermopile array.](sensors-20-02573-g001){#sensors-20-02573-f001}

![Schematic diagram showing the bi-directional electrical biasing measurement method.](sensors-20-02573-g002){#sensors-20-02573-f002}

![(**a**) Optical image of the thermopile array. Numerical model (**b**) top view and (**c**) 3D view.](sensors-20-02573-g003){#sensors-20-02573-f003}

![Comparison between simulated and experimentally generated thermoelectric voltages, by a heated pixel at electrical powers from 0 to 3.5 mW.](sensors-20-02573-g004){#sensors-20-02573-f004}

![(**a**) Infrared image of the thermopile detector array chip measured using an IR thermal microscope. (**b**) Temperature distribution across the chip obtained from the simulations.](sensors-20-02573-g005){#sensors-20-02573-f005}

![(**a**) Top view of the boundary heat source area. (**b**) 3D view of the boundary heat source area.](sensors-20-02573-g006){#sensors-20-02573-f006}

sensors-20-02573-t001_Table 1

###### 

Comparison between experimental and simulation results. Numerical simulations were implemented using both a current source and an uniform heat source across the thermopile elements.

  Results                                 Pixel Resistance (k$\Omega$)   Crosstalk (%)   Responsivity (V/W)
  --------------------------------------- ------------------------------ --------------- --------------------
  Measurements with current source        76.07                          2.69            73.10
  Simulations with current source         76.21                          2.70            72.76
  Simulations with uniform power source   76.21                          3.02            63.05

[^1]: Current address: Department of Engineering, University of Cambridge, Cambridge CB3 0FA, UK.
